

# Application Note 52

## The Evaluation Board for the TMC1175/TDC3310

The TMC1175E1C Evaluation Board brings all of the circuitry together for evaluating Fairchild's TMC1175 CMOS A/D converter and the TDC3310 10-bit D/A converter. The A/D and D/A signal paths are independent but easily configurable at the edge connector for reconstruction of A/D converter data with the D/A converter. Data is registered after the A/D and before the D/A converters. A common clock signal will drive both A/D and D/A converters. A/D and D/A converters may also be clocked independently via the edge connector.

The TMC1175E1C is a simple two-layer printed circuit board with 100 x 160 millimeter Eurocard dimensions. The component side of the board comprises mostly ground plane with only a few interconnections. A double row 64-pin DIN male connector gives access to all power and digital signals. Analog input and output signals are available from SMA connectors.

Variable voltage references are provided for the TMC1175 and TDC3310. Configurable input and output wideband video amplifiers are provided for signal conditioning. Signal path offsets may be adjusted at the input and output amplifiers.




Figure 1. Evaluation Board Block Diagram

## Power Supply and Clock Input Requirements

Both the TMC1175 and TDC3310 require only +5 Volts for operation. The A/D converter voltage reference circuits and wideband amplifiers may be operated from voltages of +5 to +18 Volts.

A Clock Buffer circuit has been included on the board with a 50 $\Omega$  terminated SMA input. The clock buffer circuit provides separate CONV signals to the A/D and D/A converters and their registers. Pull-up resistors on edge-connector CLK inputs enable the clock buffer when a common clock is used. If separate clocks are desired, edge-connector pins B2 and B24 may be used for the A/D and D/A converters, respectively. The TDC3310 clock input may be monitored on test point TP1.

## TMC1175 A/D Converter Circuitry

The circuitry included on this evaluation board is not intended to represent the minimum design for A/D operation. It is designed with maximum flexibility for evaluating the TMC1175 in various configurations.

The input amplifier, U6, may be configured for inverting or noninverting operation, with and without variable offset voltage. R39 is the potentiometer used for varying the offset of the signal applied to the A/D converter. The output of the input amplifier is monitored at SMA AIN2. AIN2 may also be used as a signal input when AC-coupling to the A/D converter is used. The 75 $\Omega$  input termination resistor and voltage gain of this amplifier are jumper selectable. Fixed amplifier gains of -4, -1, +2, and +5 are available.

AC- or DC-coupling directly to the TMC1175 is accomplished via input connector AIN2. A “poor man’s” diode clamp limits the negative going AC-coupled signal to the A/D converter to the voltage applied to RT. The diode clamp and coupling method are jumper selectable. Silicon diodes are included on the board to prevent voltage excursions on the input to the A/D converter from going beyond the power supply range.

Two variable voltage reference circuits are provided on the board for driving the RT and RB inputs of the TMC1175. The A/D reference voltage inputs may be jumper configured for the internal reference divider of the TMC1175 using VR+ and VR-. Other jumper options connect RT to VCC and RB to GND. The reference inputs to the A/D converter may be monitored on test points TP5 and TP6.

Table 1 summarizes the function of each jumper and Table 2 indicates which jumpers are to be installed and removed for amplifier configurations.

**Table 1. A/D Converter Jumpers**

J14	Connects OFFSET control to inverting input of amplifier.
J15	Grounds inverting input of amplifier for non-inverting operation.
J16	Connects AIN1 to inverting amplifier input.
J17	Enables 75 $\Omega$ termination resistor on AIN1
J18	Connects AIN1 to non-inverting amplifier input.
J19	Connects OFFSET control to non-inverting input of amplifier.
J20	Decreases feedback resistor of amplifier from 4.99k $\Omega$ to 1.0k $\Omega$ .
J21	Connects amplifier output to A/D input.
J22	DC couples amplifier output to A/D input.
J23	Enables 75 $\Omega$ termination resistor on AIN2.
J24	Enables diode clamp.
J25	Connects A/D RT to VR+ pin.
J26	Connects A/D RT to VCC.
J27	Connects A/D RT to variable voltage reference.
J28	Connects A/D RB to ground.
J29	Connects A/D RB to VR pin.
J30	Connects A/D RB to variable voltage reference.

**Table 2. Jumpers for A/D Input Configurations**

Configuration		Installed		Removed		
1	Non-inverting, with offset control	J14	J18	J15	J16	J19
2	Inverting, with offset control	J16	J19	J14	J15	J18
3	Non-inverting, without offset control	J15	J18	J14	J16	J19
4	AC-coupled direct input on AIN2 (with termination and clamp)	J23	J24	J21	J22	
5	DC-coupled direct input on AIN2 (without termination and clamp)	J22		J21	J23	J24

## TDC3310 D/A Converter Circuitry

The D/A converter circuitry included on the Evaluation Board is not intended to represent the minimum design for D/A operation. It is designed with maximum flexibility for evaluating the TDC3310 in configurations that work for various applications and implementations. Since the TDC3310 is a 10-bit D/A converter, its two LSBs are jumpered to ground, enabling 8-bit operation, matching the resolution of the TMC1175 A/D converter. The INVERT input to the TDC3310 is grounded by jumper J4.

A simple band-gap voltage reference and potentiometer R7 provide a variable reference to the TDC3310. Varying R7 will change the “gain” of the TDC3310 D/A converter. The reference is set to -1.0 Volts with respect to the +5 Volt power supply as part of the factory test procedure. The adjustment ranges from -0.4 to -1.2 Volts with respect to the +5 Volt power supply. The TDC3310 reference voltage may be monitored on test point TP2.

AC- or DC-coupling directly from the TDC3310 to the output amplifier is accomplished via jumper J6. SMA connector AOUT1 can be used as a monitor point for the input to the output amplifier or as an un-amplified D/A converter output. A “poor man’s” diode clamp limits the negative going AC-coupled signal from the D/A converter to GND. The diode clamp is jumper selectable.

The wideband video output amplifier, U5, may be configured for inverting ( $A_V = -2$ ) or noninverting ( $A_V = +2$ ) operation with variable offset voltage from R16. The amplifier has an output series resistor of  $75\Omega$  to ensure 1 Volt pk-pk video levels into  $75\Omega$  terminated cables.

Since the output voltage from the TDC3310 D/A converter is referred to the +5 Volt power supply, the output amplifier

may be configured as a differential amplifier with one input referred to the +5 Volt power supply. This configuration reduces the effect of common-mode noise from the power supply at the input to the amplifier.

Table 3 summarizes the function of each jumper and Table 4 indicates which jumpers are to be installed and removed for output amplifier configurations.

**Table 3. D/A Converter Jumpers**

J1	Enables $51\Omega$ termination resistor on D/A CLK.
J2	Grounds LSB of D/A converter for 8-bit operation.
J3	Grounds 2nd LSB of D/A converter for 8-bit operation.
J4	Grounds INVERT input to D/A.
J5	Enables $75\Omega$ termination resistor on AOUT1 connector.
J6	DC couples output of D/A converter.
J7	Enables diode clamp.
J8	Connects inverting input of amplifier to VCC.
J9	Connects AC-coupled output of D/A to amplifier.
J10	Grounds inverting input of amplifier.
J11	Connects non-inverting input of amplifier to VCC.
J12	Connects non-inverting input of amplifier to D/A output.
J13	Connects non-inverting input of amplifier to ground.

**Table 4. Jumpers for D/A Output Amplifier Configurations**

Configuration		Coupling	Referred	Installed	Removed
1	Non-inverting	AC	GND	J10 J12	J6 J8 J9 J11 J13
2	Inverting	AC	GND	J9 J13	J6 J8 J10 J11 J12
3	Non-inverting	DC	GND	J6 J10 J12	J8 J9 J11 J13
4	Inverting	DC	GND	J6 J9 J13	J8 J10 J11 J12
5	Non-inverting	AC	VCC	J8 J12	J6 J9 J10 J11 J13
6	Inverting	AC	VCC	J9 J11	J6 J8 J10 J12 J13
7	Non-inverting	DC	VCC	J6 J8 J12	J9 J10 J11 J13
8	Inverting	DC	VCC	J6 J9 J11	J8 J10 J12 J13


## The Edge Connector

The edge connector has been arranged to easily configure the board for reconstructing A/D data with the TDC3310 D/A converter. A/D data outputs are located exactly adjacent to D/A data inputs on the edge connector. Simply shorting these edge connector pins together will enable the direct transfer of data from one signal path to the other.

**Table 5. Edge-connector Pin Assignments**

A32	GND	B32	V- (-15V)
A31	GND	B31	V+ (+15V)
A30	GND	B30	N/C
A29	GND	B29	N/C
A28	GND	B28	N/C
A27	GND	B27	N/C
A26	GND	B26	N/C
A25	GND	B25	N/C
A24	GND	B24	D/A CONV Input
A23	GND	B23	N/C
A22	GND	B22	N/C
A21	D/A D <sub>1</sub> MSB	B21	A/D D <sub>1</sub> MSB
A20	D/A D <sub>2</sub>	B20	A/D D <sub>2</sub>
A19	D/A D <sub>3</sub>	B19	A/D D <sub>3</sub>
A18	GND	B18	V <sub>CC</sub> (+5V)
A17	D/A D <sub>4</sub>	B17	A/D D <sub>4</sub>
A16	D/A D <sub>5</sub>	B16	A/D D <sub>5</sub>
A15	D/A D <sub>6</sub>	B15	A/D D <sub>6</sub>
A14	D/A D <sub>7</sub>	B14	A/D D <sub>7</sub>
A13	D/A D <sub>8</sub>	B13	A/D D <sub>8</sub> LSB
A12	D/A D <sub>9</sub>	B12	N/C
A11	D/A D <sub>10</sub> LSB	B11	N/C
A10	N/C	B10	N/C
A9	N/C	B9	N/C
A8	N/C	B8	N/C
A7	N/C	B7	N/C
A6	N/C	B6	N/C
A5	N/C	B5	N/C
A4	GND	B4	N/C
A3	GND	B3	N/C
A2	GND	B2	A/D CONV Input
A1	GND	B1	V <sub>EE</sub> (-5.2V)

# Schematic Diagrams



AN52-02

Figure 2. A/D Converter

Schematic Diagrams (continued)




Figure 3. D/A Converter

**Table 6. Parts List**

Item	Qty	Part/Value	Ref. Designator	Mfg. P/N
1	29	Ceramic capacitor, 0.1 $\mu$ F	C1-C7, C9-C12, C14, C16-C18, C21-C33	MD015C104KAB, AVX
2	4	Tantalum capacitor, 100 $\mu$ F	C8, C13, C15, C19	TAP107K035SCS, AVX
3	2	Resistor, 20 $\Omega$	R13, R22	RN50C20R0F
4	1	Resistor, 51.1 $\Omega$	R1	RN50C51R0F
5	4	Resistor, 75 $\Omega$	R9, R17, R18, R23	RN50C75R0F
6	17	Resistor, 1.0k $\Omega$	R6, R10, R12, R14, R19, R24-R31, R33-R36	RN50C1001F
7	1	Resistor, 1.33k $\Omega$	R20	RN50C1331F
8	2	Resistor, 2.0k $\Omega$	R11, R15	RN50C2001F
9	1	Resistor, 3.0k $\Omega$	R8	RN50C3001F
10	1	Resistor, 4.0k $\Omega$	R21	RN50C4001F
11	4	Resistor, 4.7k $\Omega$	R2-R5	RN50D4701F
12	1	Potentiometer, 2k $\Omega$	R7	
13	4	Potentiometer, 2k $\Omega$	R16, R26, R32, R39	
14	10	Silicon Diode	D1-D10	1N4148
15	1	10-bit register	U1	74ALS821
16	1	Quad 2-input NAND gate	U2	74LS132
17	1	10-bit D/A Converter	U3	TDC3310N6C, Fairchild Semiconductor
18	1	1.2 Volt bandgap diode	U40	LM385-1.2
19	2	Wideband op-amp	U5, U6	EL2041, Elantec
20	2	Voltage reference, op-amp	U7, U8	LM611, National Semiconductor
21	1	8-bit A/D Converter	U9	TMC1175N2C30, Fairchild Semiconductor
22	1	8-bit register	U10	74ALS374

# PC Board Layout




Figure 4. PC Board Circuit-Side Layout




Figure 5. PC Board Component-Side Layout



### PC Board Layout (continued)




Figure 6. PC Board Silkscreen Layout

**Notes:**

**Notes:**

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.